gh-mirror/mikepaul-LuaJIT
1
0
Fork 0
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-08 15:34:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Commit Graph

  • 84aa87559a Fix formatting of some small denormals at low precision. Peter Cawley 2016-03-23 22:52:21 +0000
  • 713e34054f Merge branch 'master' into v2.1 Mike Pall 2016-03-22 22:22:51 +0100
  • 7e05355a08 Fix install for cross-builds. Mike Pall 2016-03-22 22:16:12 +0100
  • 0d25565ca9 Merge 1ebfe73bda into ddadbe8099 Paolo Bosetti 2016-03-22 20:41:53 +0000
  • cf3e01e136 Merge branch 'master' into v2.1 Mike Pall 2016-03-22 20:42:00 +0100
  • ddadbe8099 Fix compiler warnings. Mike Pall 2016-03-22 20:40:41 +0100
  • 3dc5a8db26 Merge 441485274c into be2559291e Demetri Obenour 2016-03-17 00:58:38 +0000
  • 441485274c Fix CPP oops Demi Obenour 2016-03-16 20:49:29 -0400
  • ac7d3c4ec3 Make IR (only!) ready for LJ_GC64 Demi Obenour 2016-03-16 20:08:35 -0400
  • ab398d66e1 Merge branch 'v2.1' of github.com:LuaJIT/LuaJIT into lj_gc64-ir Demi Obenour 2016-03-16 19:59:36 -0400
  • be2559291e ARM: Fix build problem with external frame unwinding. Mike Pall 2016-03-15 11:27:06 +0100
  • 1ebfe73bda Trying to install shared objects with the correct extension when cross-compiling Paolo Bosetti 2016-03-14 12:16:10 +0100
  • 64c6da6b21 MIPS soft-float: Fix code generation for HREF. Mike Pall 2016-03-10 17:08:55 +0100
  • 548c07c021 Merge 4d1af5802f into db1b399af1 François Perrad 2016-03-06 22:42:43 +0000
  • 75d046dbdd DynASM/x86: Add ADX instructions. Mike Pall 2016-03-06 12:25:03 +0100
  • 1cee1bc00d DynASM/x86: Add Intel ADX instructions Peter Cawley 2016-03-05 18:23:04 +0000
  • 3e4a196777 RELEASE LuaJIT-2.1.0-beta2 v2.1.0-beta2 Mike Pall 2016-03-03 12:40:02 +0100
  • 82900761be Update changelog. Mike Pall 2016-03-03 12:29:01 +0100
  • f4231949b5 Merge branch 'master' into v2.1 Mike Pall 2016-03-03 12:11:37 +0100
  • db1b399af1 Bump copyright date to 2016. Mike Pall 2016-03-03 12:02:22 +0100
  • 6f3eed9fd8 Fix Android/x86 build. Mike Pall 2016-03-03 11:46:48 +0100
  • 1c45c6a6a2 Fix build with JIT disabled. Mike Pall 2016-03-01 13:26:42 +0100
  • b8b91dac6c Provide lj_buf_putchar with JIT disabled mpeterv 2016-03-01 13:23:47 +0300
  • e524c586a3 Working on 64-bit JIT Demi Obenour 2016-02-28 01:24:13 -0500
  • d68d05d525 First step in supporting 64-bit JIT Demi Obenour 2016-02-28 01:23:09 -0500
  • 18f6aa97fd Use internal implementation for converting FP numbers to strings. Mike Pall 2016-02-26 17:59:43 +0100
  • 0c1e2b63df Merge 8d9eca63a1 into 339a1fd696 Peter Cawley 2016-02-25 01:08:18 +0000
  • 8d9eca63a1 Use internal implementation for formatting doubles instead of sprintf. Peter Cawley 2016-02-19 21:59:04 +0000
  • 339a1fd696 Windows/x64/LJ_GC64: Fix math.frexp() and math.modf(). Mike Pall 2016-02-22 19:14:20 +0100
  • b0f69b9432 Merge 0dd9f07d46 into a443889677 Ido Rosen 2016-02-11 14:02:08 +0000
  • 6cb38f788f Merge branch 'master' into v2.1 Mike Pall 2016-02-10 18:53:42 +0100
  • a443889677 Don't allocate unused 2nd result register in JIT compiler backend. Mike Pall 2016-02-10 18:51:02 +0100
  • f547a1425e MIPS: Add soft-float support to JIT compiler backend. Mike Pall 2016-02-10 18:49:22 +0100
  • 825dcdc4d1 Generalize LJ_SOFTFP dependencies in lj_asm.c. Mike Pall 2016-02-09 17:29:23 +0100
  • bfbcd72eb7 PS4: Switch default build to amalgamated and LJ_GC64 mode. Mike Pall 2016-02-01 18:18:56 +0100
  • a35e867327 Merge 34b7c0ce2f into 60de2f3d51 Peter Cawley 2016-01-29 10:11:17 +0000
  • 60de2f3d51 MIPS: Switch to dual-number mode. Fix soft-float interpreter. Mike Pall 2016-01-29 07:03:36 +0100
  • 34b7c0ce2f Windows/x64: Support exception unwinding during JIT-compiled FFI calls Peter Cawley 2016-01-17 17:51:29 +0000
  • 2f6b2967c7 Add proper DynASM dependency. Mike Pall 2016-01-18 16:57:30 +0100
  • 89982b7849 FFI: Parse #line NN and #NN. Mike Pall 2016-01-18 12:34:48 +0100
  • 39eddd3b96 Always merge snapshots without instructions inbetween. Mike Pall 2016-01-18 12:02:01 +0100
  • 04d2806823 Rollback due to HREFK + load fwd must restore guardemit state. Mike Pall 2016-01-18 11:58:13 +0100
  • 6324f29720 Always merge snapshots if no instructions were generated since the last one. Vyacheslav Egorov 2016-01-15 00:57:23 +0100
  • 476ea172a7 Don't count tail calls towards loop unroll limit. Andy Wingo 2016-01-13 11:58:40 +0100
  • 65b8540601 Add funcbcline in jit.util Nick Zavaritsky 2016-01-02 18:14:14 +0300
  • 22e7b00ddb DynASM/x64: Fix for full VREG support. Mike Pall 2015-12-28 17:06:48 +0100
  • 15eca34d64 Merge 75593259a3 into 52ebe02c27 Peter Cawley 2015-12-28 15:51:23 +0000
  • 52ebe02c27 x86: Disassemble AES instructions. Mike Pall 2015-12-28 16:46:31 +0100
  • 5ce6399ed9 x86: Improve disassembly of AVX shift instructions. Mike Pall 2015-12-28 16:42:37 +0100
  • cfae3846f8 DynASM/x86: Add AVX AES instructions. Mike Pall 2015-12-28 16:40:39 +0100
  • f61148c486 ARM: Add external frame unwinding. Mike Pall 2015-12-28 16:34:11 +0100
  • 75593259a3 DynASM/x86: Add AVX AES instructions. Peter Cawley 2015-12-28 15:17:36 +0000
  • 3e120d89b0 x86: Support disassembly of AES instructions. Peter Cawley 2015-12-28 15:16:03 +0000
  • bd45d1f075 x86: Improve disassembly of AVX shift instructions Peter Cawley 2015-12-28 13:02:20 +0000
  • a687a60eaa DynASM/x64: Add full VREG support. Mike Pall 2015-12-28 13:28:24 +0100
  • 20f4141b1a FFI: Properly unsink non-standard cdata allocations. Mike Pall 2015-12-28 13:02:35 +0100
  • a1e8b5ea48 Merge 01be7f5748 into 0345f36153 Peter Cawley 2015-12-25 20:40:16 +0000
  • 01be7f5748 DynASM/x64: Full VREG support. Peter Cawley 2015-12-25 15:44:47 +0000
  • 0345f36153 MIPS soft-float, part 2: Add soft-float FFI support. Mike Pall 2015-12-18 21:38:03 +0100
  • 3f5c72421e MIPS soft-float, part 1: Add soft-float support to interpreter. Mike Pall 2015-12-17 22:42:20 +0100
  • 27a844c155 arm: Add support for external unwind. Nick Zavaritsky 2015-11-22 02:48:59 +0300
  • 126e55d416 Merge branch 'master' into v2.1 Mike Pall 2015-11-26 22:26:39 +0100
  • 3d4c9f9639 FFI: Fix SPLIT pass for CONV i64.u64. Mike Pall 2015-11-26 22:25:13 +0100
  • f0afe0c74a Merge 0134af4da6 into 367cba29ea Vyacheslav Egorov 2015-11-26 18:18:20 +0000
  • 0134af4da6 SPLIT should pass through the hiword when droping 64/64 CONV Vyacheslav Egorov 2015-11-26 19:16:53 +0100
  • 3a0b2a907b x64/LJ_GC64: Fix stack growth in vararg function setup. Mike Pall 2015-11-18 23:24:50 +0100
  • c8ae57b62a Merge f7af1a214c into 4f87367b03 Vyacheslav Egorov 2015-11-18 21:07:28 +0000
  • f7af1a214c Fix vm_growstack_v in vm_x64.dasc. Vyacheslav Egorov 2015-11-18 21:56:11 +0100
  • 4f87367b03 Document minimum compiler requirements for 2.1 branch. Mike Pall 2015-11-04 14:13:39 +0100
  • 0aa337a41c Merge branch 'master' into v2.1 Mike Pall 2015-11-04 14:09:59 +0100
  • 367cba29ea DynASM/x86: Add rdpmc instruction. Mike Pall 2015-11-04 14:04:19 +0100
  • 7991a669dd Extend Valgrind suppressions for non-inlined C code. Mike Pall 2015-11-04 14:01:37 +0100
  • 4542c55424 Merge 4afa623b82 into 1393b2f681 Dennis Schridde 2015-10-30 16:33:59 +0000
  • 4afa623b82 Support valgrind errors in str_fastcmp also when it is not inlined Dennis Schridde 2015-10-30 17:29:20 +0100
  • db0ab89cef Merge c4181af08d into 0029110ce9 Cosmin Apreutesei 2015-10-30 12:24:39 +0000
  • c4181af08d DynASM: Lua mode Cosmin Apreutesei 2015-10-30 13:41:52 +0200
  • 812fdacae4 Merge 4b76a00f65 into 0029110ce9 Cosmin Apreutesei 2015-10-30 11:42:41 +0000
  • 4b76a00f65 RDPMC instruction Cosmin Apreutesei 2015-10-29 23:52:26 +0200
  • 0029110ce9 Update changelog. Mike Pall 2015-10-24 19:38:48 +0200
  • 42b9c98d42 iOS/ARM64: Add build instructions. Mike Pall 2015-10-24 19:35:30 +0200
  • 3ad77346df Merge branch 'master' into v2.1 Mike Pall 2015-10-24 19:30:55 +0200
  • 1393b2f681 Update build instructions. Mike Pall 2015-10-24 19:20:33 +0200
  • f416cf6a64 OSX: Switch to Clang as the default compiler. Mike Pall 2015-10-24 19:10:40 +0200
  • ffb124ec77 Merge branch 'master' into v2.1 Mike Pall 2015-10-24 19:03:14 +0200
  • 3639ff4142 iOS: Disable os.execute() when building for iOS >= 8.0. Mike Pall 2015-10-24 19:02:15 +0200
  • 6a5441114e x86/x64: Disassemble AVX/AVX2 instructions. Mike Pall 2015-10-24 18:55:27 +0200
  • 4c08158be4 Whitespace. Mike Pall 2015-10-24 18:53:37 +0200
  • d62dc01984 DynASM: Bump version to 1.4. Mike Pall 2015-10-24 18:46:45 +0200
  • 8a13c9cebf DynASM/x86: Add AVX and AVX2 opcodes. Mike Pall 2015-10-24 18:43:47 +0200
  • 7e22082480 DynASM/x86: Add AES-NI opcodes. Mike Pall 2015-10-24 18:18:52 +0200
  • e54ca424b5 Merge branch 'master' into v2.1 Mike Pall 2015-10-24 18:18:07 +0200
  • 7579b161af DynASM/x86: Restrict shld/shrd to operands with same width. Mike Pall 2015-10-24 18:15:44 +0200
  • 9dc785e0af DynASM/x86: Fix some SSE instruction templates. Mike Pall 2015-10-24 18:12:40 +0200
  • efaf24f496 Fix pairs() recording. Mike Pall 2015-10-24 18:04:54 +0200
  • b20642cec9 Merge branch 'master' into v2.1 Mike Pall 2015-10-24 18:03:55 +0200
  • e5f4cb1ccb FFI: Fix ipairs() recording. Mike Pall 2015-10-24 17:59:44 +0200
  • 7f9d309ef8 Merge 111123f8f8 into 776c6935ed Vyacheslav Egorov 2015-10-21 16:43:16 +0000
  • 111123f8f8 Fix pairs/ipairs recording. Vyacheslav Egorov 2015-10-21 18:38:41 +0200
  • f0737b2416 Merge 686194d12d into 4808e62a9a Peter Cawley 2015-10-20 18:32:52 +0000
  • 686194d12d x86/x64: Support disassembly of VEX prefix and associated AVX/AVX2 instructions. Peter Cawley 2015-10-20 19:30:50 +0100