MIPS: Fix cache flush/sync for JIT-compiled code jump area.

This commit is contained in:
Mike Pall 2013-02-28 17:52:31 +01:00
parent 3e286c1e72
commit 78c97bc5a1

View File

@ -71,6 +71,7 @@ static void asm_sparejump_setup(ASMState *as)
memset(mxp+2, 0, MIPS_SPAREJUMP*8);
mxp += MIPS_SPAREJUMP*2;
lua_assert(mxp < as->mctop);
lj_mcode_sync(as->mcbot, mxp);
lj_mcode_commitbot(as->J, mxp);
as->mcbot = mxp;
as->mclim = as->mcbot + MCLIM_REDZONE;