gh-mirror/mikepaul-LuaJIT
1
0
Fork 0
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-08 15:34:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Hoist some loop invariants.

Browse Source
This commit is contained in:
Michael Munday 2017-01-30 16:40:32 -05:00
parent 8141ca5d63
commit 58460de58f
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/vm_s390x.dasc
View File

@ -3614,6 +3614,7 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
| je >5 // Copy all varargs?
| lay RB, -8(RA, RB)
| clgr TMPR1, BASE // No vararg slots?
| lghi TMPR0, LJ_TNIL
| jnl >2
|1: // Copy vararg slots to destination slots.
| lg RC, -16(TMPR1)
@ -3625,7 +3626,6 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
| clgr TMPR1, BASE // No more vararg slots?
| jl <1
|2: // Fill up remainder with nil.
| lghi TMPR0, LJ_TNIL // TODO: move out of loop. Add NIL range macro?
| stg TMPR0, 0(RA)
| la RA, 8(RA)
| clgr RA, RB
@ -3993,13 +3993,14 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
}
|
|3: // Clear missing parameters.
| // TODO: optimize this. Some of this can be hoisted.
| sllg TMPR1, NARGS:RD, 3
| lghi TMPR0, LJ_TNIL
|4:
| stg TMPR0, -8(TMPR1, BASE)
| la TMPR1, 8(TMPR1)
| la RD, 1(RD)
| clgr RD, RA
| jle <3
| jle <4
| j <2
break;