Mike Pall
|
5655be4546
|
Cleanup math function compilation and fix inconsistencies.
|
2020-05-22 04:53:35 +02:00 |
|
Mike Pall
|
03208c8162
|
Fix math.min()/math.max() inconsistencies.
|
2020-05-22 03:10:30 +02:00 |
|
Mike Pall
|
5bf0da3d7c
|
ARM64: Fix {AHUV}LOAD specialized to nil/false/true.
Reported by caohongqing.
|
2020-05-18 22:24:53 +02:00 |
|
Mike Pall
|
87b111f0fe
|
Merge branch 'master' into v2.1
|
2020-01-20 23:34:21 +01:00 |
|
Mike Pall
|
b33e3f2d44
|
ARM64: Avoid side-effects of constant rematerialization.
Thanks to Patrick Galizia.
|
2019-02-04 23:04:48 +01:00 |
|
Mike Pall
|
9da0653509
|
ARM64: Fix exit stub patching.
Contributed by Javier Guerra Giraldez.
|
2018-06-24 14:08:59 +02:00 |
|
Mike Pall
|
06cd9fce7d
|
ARM64: Fix assembly of HREFK.
Reported by Jason Teplitz.
|
2017-11-08 12:53:48 +01:00 |
|
Mike Pall
|
3143b21894
|
ARM64: Add big-endian support.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
Sponsored by Cisco Systems, Inc.
|
2017-03-30 11:30:01 +02:00 |
|
Mike Pall
|
0cf78854a9
|
ARM64: Fix XLOAD/XSTORE with FP operand.
Thanks to Stefan Pejic.
|
2017-03-20 23:49:57 +01:00 |
|
Mike Pall
|
0a46ef1ac6
|
ARM64: Cleanup and de-cargo-cult TValue store generation.
|
2017-02-20 02:41:35 +01:00 |
|
Mike Pall
|
5aa0201374
|
ARM64: Fix AREF/HREF/UREF fusion.
Thanks to Zhongwei Yao.
|
2017-02-16 20:41:46 +01:00 |
|
Mike Pall
|
71ff7ef8a7
|
Merge branch 'master' into v2.1
|
2017-01-17 12:41:05 +01:00 |
|
Mike Pall
|
ebec2530be
|
ARM64: Fuse BOR/BXOR and BNOT into ORN/EON.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
|
2016-12-15 22:47:40 +01:00 |
|
Mike Pall
|
4ccd876a65
|
ARM64: Use the correct FUSE check.
Oops, my bad.
|
2016-12-09 18:24:48 +01:00 |
|
Mike Pall
|
44b99ff14d
|
ARM64: Fuse BOR(BSHL, BSHR) into EXTR/ROR.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
|
2016-12-09 18:16:12 +01:00 |
|
Mike Pall
|
986854cbb2
|
ARM64: Fix code generation for S19 offsets.
Contributed by Zhongwei Yao.
|
2016-12-08 05:53:36 +01:00 |
|
Mike Pall
|
3975b6c9f4
|
ARM64: Fuse various BAND/BSHL/BSHR/BSAR combinations.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
|
2016-12-08 04:09:29 +01:00 |
|
Mike Pall
|
2772cbc36e
|
ARM64: Fuse FP multiply-add/sub.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
|
2016-12-08 01:38:09 +01:00 |
|
Mike Pall
|
bfeb1167cd
|
ARM64: Fuse XLOAD/XSTORE with STRREF/ADD/BSHL/CONV.
|
2016-12-07 18:40:31 +01:00 |
|
Mike Pall
|
2ac2cd4699
|
ARM64: Reorganize operand extension definitions.
|
2016-12-07 18:38:32 +01:00 |
|
Mike Pall
|
3ad2bbf586
|
ARM64: Make use of tbz/tbnz and cbz/cbnz.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
|
2016-11-29 19:30:40 +01:00 |
|
Mike Pall
|
81259898ea
|
ARM64: Emit more efficient trace exits.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
|
2016-11-24 18:56:19 +01:00 |
|
Mike Pall
|
04b60707d7
|
ARM64: Add JIT compiler backend.
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
Sponsored by Cisco Systems, Inc.
|
2016-11-20 22:18:14 +01:00 |
|