gh-mirror/mikepaul-LuaJIT
1
0
Fork 0
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-08 15:34:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
2,463 Commits 3 Branches 28 Tags 16 MiB
00c4e1c85d
Commit Graph

2463 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Michael Munday
ee4b942c94 Add vm_call handling code. 
Now prints the prompt (!).
 2016-12-14 22:22:49 -05:00
Michael Munday
f79a6f3f0b Add support for clm instruction. 2016-12-14 21:16:30 -05:00
Michael Munday
24f2ab48f5 Various fixes for vm_s390x.dasc. 2016-12-14 18:43:21 -05:00
Michael Munday
00d00e995f Fix extern handling in host vm builder. 2016-12-14 16:31:52 -05:00
Michael Munday
ef3ff100f2 Fix decoding of REL_EXT. 
REL_EXT has an argument which wasn't being properly jumped,
resulting in an early STOP (because the argument is 0).
 2016-12-14 16:27:38 -05:00
niravthakkar
49182c4d2e Added test for RRD and RRF-e 
Also have modified the function which can handle 3 arguments now
 2016-12-14 19:14:10 +05:30
niravthakkar
d63ff89c54 Added support for RRD addressing mode 
We may not require RRD mode but, Added to check working of RRF-e.
 2016-12-14 19:07:05 +05:30
niravthakkar
df7c3245e0 Minor Fix, correct the parameter used 
Instead of params[2] , params[1] was used, corrected it.
 2016-12-14 17:45:32 +05:30
niravthakkar
52368ac005 Minor cleanup 2016-12-14 14:47:15 +05:30
niravthakkar
ccd2614902 Added support for RIE-e, RSI, RXF, SI instructions 2016-12-14 14:18:07 +05:30
niravthakkar
f01f459573 Added support for RIL-c and RX-b instructions 2016-12-14 13:51:58 +05:30
niravthakkar
a8244c02ec Added support for RI-b and RI-c mode instructions 2016-12-14 13:41:55 +05:30
niravthakkar
4641b9a42d Added C support for I mode instructions 2016-12-14 13:30:49 +05:30
niravthakkar
cdb31062b7 Added the action part for I mode 2016-12-14 13:24:44 +05:30
niravthakkar
52ab0596da Added support for I mode instructions 2016-12-14 13:16:44 +05:30
niravthakkar
bc490013a3 Adding S mode instructions support 2016-12-14 13:08:32 +05:30
niravthakkar
45669fecef Added RRF-b mode support 2016-12-14 12:34:11 +05:30
niravthakkar
2f96ca3d91 Adding support for RXE mode instructions 2016-12-14 12:29:46 +05:30
niravthakkar
fc5874c951 Added RRF-e support 2016-12-14 12:22:08 +05:30
Michael Munday
7644f40b1a Add more interpreter code. 
Compilation is currently broken, a label is missing.
 2016-12-13 18:31:43 -05:00
Michael Munday
c83f4af9cc Add more RI-a (register-immediate) instructions. 2016-12-13 17:01:44 -05:00
Mike Pall
1973807480 Add "proto" field to jit.util.funcinfo(). 2016-12-13 21:30:13 +01:00
Michael Munday
3ef1f21531 Add support for SIL instructions in DynASM. 2016-12-13 11:26:53 -05:00
Michael Munday
0b120ac64b Add partial implementation of vm_cpcall. 
Currently works if the call returns 0. Haven't yet written the code
needed to handle the non-zero case.
 2016-12-12 17:17:34 -05:00
Michael Munday
361a298371 Add lhi instruction and fix immediate parsing. 
We were reading immediate values as hexadecimal values, really we
want the default to be decimal unless the immediate has a '0x' prefix.
 2016-12-12 14:38:55 -05:00
niravthakkar
1c7a727f4a Correct the range of parameter, and merge the two case 2016-12-12 11:21:42 +05:30
Michael Munday
625aad5da0 Make LuaJIT compile on s390x. 
I've disabled both the JIT and FFI for now. I've also stripped almost
all of the assembly out of vm_s390x.dasc, leaving only labels for the
most part. This is enough to get LuaJIT to compile but of course if
you try and run it it will explode.

The idea now is to re-add enough functionality to get a very basic
Lua program to run.
 2016-12-09 16:28:39 -05:00
Michael Munday
111b62229a Define DASM_CHECKS when running tests. 2016-12-09 14:38:37 -05:00
Michael Munday
308fa09b6f Fix warning in dasm_s390x.h. 2016-12-09 14:35:21 -05:00
Michael Munday
052eb69750 Make host/buildvm_asm.c compile. 
I've added a rough implementation of this code. It is untested but
does compile.
 2016-12-09 14:32:02 -05:00
Mike Pall
4ccd876a65 ARM64: Use the correct FUSE check. 
Oops, my bad.
 2016-12-09 18:24:48 +01:00
Mike Pall
44b99ff14d ARM64: Fuse BOR(BSHL, BSHR) into EXTR/ROR. 
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
 2016-12-09 18:16:12 +01:00
niravthakkar
aa096eda0e Minor fix 2016-12-09 19:46:12 +05:30
niravthakkar
cf4813f4ab Added SS-b support in C 2016-12-09 19:24:55 +05:30
niravthakkar
9b9e1ea667 Added SS-b mode 
Currently I am not able to test the functionality of this mode, need some help in that.
Also for the time being I have created different function for parsing, we can merge that later, just to make sure SS-a doesnt break, I have not merged this since I was not able to test it.
Let me know your comments on this
 2016-12-09 19:18:02 +05:30
Mike Pall
ec2756ba78 Add missing FOLD rule for 64 bit shift+BAND simplification. 2016-12-08 22:38:35 +01:00
Michael Munday
1a06b651e2 Fix a couple of templates that were too short. 2016-12-08 16:00:59 -05:00
Michael Munday
d472a3cc1c Add support for .type directives. 2016-12-08 15:29:26 -05:00
Michael Munday
b98c92e142 Delete unused branch_type function. 2016-12-08 13:59:05 -05:00
Mike Pall
986854cbb2 ARM64: Fix code generation for S19 offsets. 
Contributed by Zhongwei Yao.
 2016-12-08 05:53:36 +01:00
ketank-new
1f034811a3 Updated comment for test jmp_fwd() 2016-12-08 10:22:28 +05:30
Mike Pall
3975b6c9f4 ARM64: Fuse various BAND/BSHL/BSHR/BSAR combinations. 
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
 2016-12-08 04:09:29 +01:00
Mike Pall
2772cbc36e ARM64: Fuse FP multiply-add/sub. 
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
 2016-12-08 01:38:09 +01:00
Michael Munday
106718249e Add support for SS-a instructions. 
I've also changed the template parser so that it can handle suffixes
which are longer than 1 character. The suffix for SS-a instructions
is "SS-a". We could change this again later.
 2016-12-07 16:56:00 -05:00
Michael Munday
8281c33747 Comment out failing tests for now. 2016-12-07 14:06:37 -05:00
Mike Pall
bfeb1167cd ARM64: Fuse XLOAD/XSTORE with STRREF/ADD/BSHL/CONV. 2016-12-07 18:40:31 +01:00
Mike Pall
2ac2cd4699 ARM64: Reorganize operand extension definitions. 2016-12-07 18:38:32 +01:00
Mike Pall
48b00297b3 ARM64: Add missing ldrb/strb instructions to disassembler. 
Contributed by Djordje Kovacevic and Stefan Pejic from RT-RK.com.
 2016-12-07 18:34:10 +01:00
niravthakkar
127f0fd745 Adding RRD support 
Currently only "maer" is  implemented. I am not able to get this working, don't know if I am missing out something, or we need to add some more functionality for RRD.
 2016-12-07 20:21:06 +05:30
Mike Pall
22511fbe2b ARM64: Fix pc-relative loads of consts. Cleanup branch codegen. 
Thanks to Zhongwei Yao.
 2016-12-07 09:42:43 +01:00