gh-mirror/mikepaul-LuaJIT
1
0
Fork 1
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-12 17:24:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

riscv(support,linux): add Linux specfic icache sync codepath

Browse Source
This commit is contained in:
gns 2024-03-06 09:43:46 +08:00 committed by gns
parent dae3b8fc1e
commit e2a45eb4bc
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
src/lj_mcode.c
View File

@ -38,6 +38,12 @@
void sys_icache_invalidate(void *start, size_t len); void sys_icache_invalidate(void *start, size_t len);
#endif #endif
#if LJ_TARGET_RISCV64 && LJ_TARGET_LINUX
#include <unistd.h>
#include <sys/syscall.h>
#include <sys/cachectl.h>
#endif
/* Synchronize data/instruction cache. */ /* Synchronize data/instruction cache. */
void lj_mcode_sync(void *start, void *end) void lj_mcode_sync(void *start, void *end)
{ {
@ -52,6 +58,17 @@ void lj_mcode_sync(void *start, void *end)
sys_icache_invalidate(start, (char *)end-(char *)start); sys_icache_invalidate(start, (char *)end-(char *)start);
#elif LJ_TARGET_PPC #elif LJ_TARGET_PPC
lj_vm_cachesync(start, end); lj_vm_cachesync(start, end);
#elif LJ_TARGET_RISCV64 && LJ_TARGET_LINUX
#if (defined(__GNUC__) || defined(__clang__))
__asm__ volatile("fence rw, rw");
#else
lj_vm_fence_rw_rw();
#endif
#ifdef __GLIBC__
__riscv_flush_icache(start, end, 0);
#else
syscall(__NR_riscv_flush_icache, start, end, 0UL);
#endif
#elif defined(__GNUC__) || defined(__clang__) #elif defined(__GNUC__) || defined(__clang__)
__clear_cache(start, end); __clear_cache(start, end);
#else #else