mirror of
https://github.com/LuaJIT/LuaJIT.git
synced 2025-02-07 23:24:09 +00:00
riscv(interp): add base assembly interpreter VM
This commit is contained in:
parent
c27634a26d
commit
caeefe25d0
@ -37,6 +37,9 @@ LJ_ASMF int lj_vm_cpuid(uint32_t f, uint32_t res[4]);
|
||||
#if LJ_TARGET_PPC
|
||||
void lj_vm_cachesync(void *start, void *end);
|
||||
#endif
|
||||
#if LJ_TARGET_RISCV64
|
||||
void lj_vm_fence_rw_rw();
|
||||
#endif
|
||||
LJ_ASMF double lj_vm_foldarith(double x, double y, int op);
|
||||
#if LJ_HASJIT
|
||||
LJ_ASMF double lj_vm_foldfpm(double x, int op);
|
||||
|
@ -69,7 +69,8 @@ double lj_vm_foldarith(double x, double y, int op)
|
||||
|
||||
/* -- Helper functions for generated machine code ------------------------- */
|
||||
|
||||
#if (LJ_HASJIT && !(LJ_TARGET_ARM || LJ_TARGET_ARM64 || LJ_TARGET_PPC)) || LJ_TARGET_MIPS
|
||||
#if (LJ_HASJIT && !(LJ_TARGET_ARM || LJ_TARGET_ARM64 || LJ_TARGET_PPC)) || LJ_TARGET_MIPS \
|
||||
|| LJ_TARGET_RISCV64
|
||||
int32_t LJ_FASTCALL lj_vm_modi(int32_t a, int32_t b)
|
||||
{
|
||||
uint32_t y, ua, ub;
|
||||
|
3584
src/vm_riscv64.dasc
3584
src/vm_riscv64.dasc
File diff suppressed because it is too large
Load Diff
Loading…
Reference in New Issue
Block a user