gh-mirror/mikepaul-LuaJIT
1
0
Fork 0
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-08 07:34:07 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add generic load/store with offset to assembler backends.

Browse Source
This commit is contained in:
Mike Pall 2013-04-21 00:58:32 +02:00
parent e92e29dd4e
commit 9ead735159
6 changed files with 39 additions and 32 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/lj_asm.c
View File

@ -179,6 +179,12 @@ IRFLDEF(FLOFS)
#error "Missing instruction emitter for target CPU" #error "Missing instruction emitter for target CPU"
#endif #endif
/* Generic load/store of register from/to stack slot. */
#define emit_spload(as, ir, r, ofs) \
emit_loadofs(as, ir, (r), RID_SP, (ofs))
#define emit_spstore(as, ir, r, ofs) \
emit_storeofs(as, ir, (r), RID_SP, (ofs))
/* -- Register allocator debugging ---------------------------------------- */ /* -- Register allocator debugging ---------------------------------------- */
/* #define LUAJIT_DEBUG_RA */ /* #define LUAJIT_DEBUG_RA */

16
src/lj_emit_arm.h
View File

@ -308,30 +308,30 @@ static void emit_movrr(ASMState *as, IRIns *ir, Reg dst, Reg src)
emit_dm(as, ARMI_MOV, dst, src); emit_dm(as, ARMI_MOV, dst, src);
} }
/* Generic load of register from stack slot. */ /* Generic load of register with base and (small) offset address. */
static void emit_spload(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_loadofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
#if LJ_SOFTFP #if LJ_SOFTFP
lua_assert(!irt_isnum(ir->t)); UNUSED(ir); lua_assert(!irt_isnum(ir->t)); UNUSED(ir);
#else #else
if (r >= RID_MAX_GPR) if (r >= RID_MAX_GPR)
emit_vlso(as, irt_isnum(ir->t) ? ARMI_VLDR_D : ARMI_VLDR_S, r, RID_SP, ofs); emit_vlso(as, irt_isnum(ir->t) ? ARMI_VLDR_D : ARMI_VLDR_S, r, base, ofs);
else else
#endif #endif
emit_lso(as, ARMI_LDR, r, RID_SP, ofs); emit_lso(as, ARMI_LDR, r, base, ofs);
} }
/* Generic store of register to stack slot. */ /* Generic store of register with base and (small) offset address. */
static void emit_spstore(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_storeofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
#if LJ_SOFTFP #if LJ_SOFTFP
lua_assert(!irt_isnum(ir->t)); UNUSED(ir); lua_assert(!irt_isnum(ir->t)); UNUSED(ir);
#else #else
if (r >= RID_MAX_GPR) if (r >= RID_MAX_GPR)
emit_vlso(as, irt_isnum(ir->t) ? ARMI_VSTR_D : ARMI_VSTR_S, r, RID_SP, ofs); emit_vlso(as, irt_isnum(ir->t) ? ARMI_VSTR_D : ARMI_VSTR_S, r, base, ofs);
else else
#endif #endif
emit_lso(as, ARMI_STR, r, RID_SP, ofs); emit_lso(as, ARMI_STR, r, base, ofs);
} }
/* Emit an arithmetic/logic operation with a constant operand. */ /* Emit an arithmetic/logic operation with a constant operand. */

16
src/lj_emit_mips.h
View File

@ -178,24 +178,24 @@ static void emit_movrr(ASMState *as, IRIns *ir, Reg dst, Reg src)
emit_fg(as, irt_isnum(ir->t) ? MIPSI_MOV_D : MIPSI_MOV_S, dst, src); emit_fg(as, irt_isnum(ir->t) ? MIPSI_MOV_D : MIPSI_MOV_S, dst, src);
} }
/* Generic load of register from stack slot. */ /* Generic load of register with base and (small) offset address. */
static void emit_spload(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_loadofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
if (r < RID_MAX_GPR) if (r < RID_MAX_GPR)
emit_tsi(as, MIPSI_LW, r, RID_SP, ofs); emit_tsi(as, MIPSI_LW, r, base, ofs);
else else
emit_tsi(as, irt_isnum(ir->t) ? MIPSI_LDC1 : MIPSI_LWC1, emit_tsi(as, irt_isnum(ir->t) ? MIPSI_LDC1 : MIPSI_LWC1,
(r & 31), RID_SP, ofs); (r & 31), base, ofs);
} }
/* Generic store of register to stack slot. */ /* Generic store of register with base and (small) offset address. */
static void emit_spstore(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_storeofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
if (r < RID_MAX_GPR) if (r < RID_MAX_GPR)
emit_tsi(as, MIPSI_SW, r, RID_SP, ofs); emit_tsi(as, MIPSI_SW, r, base, ofs);
else else
emit_tsi(as, irt_isnum(ir->t) ? MIPSI_SDC1 : MIPSI_SWC1, emit_tsi(as, irt_isnum(ir->t) ? MIPSI_SDC1 : MIPSI_SWC1,
(r&31), RID_SP, ofs); (r&31), base, ofs);
} }
/* Add offset to pointer. */ /* Add offset to pointer. */

16
src/lj_emit_ppc.h
View File

@ -186,22 +186,22 @@ static void emit_movrr(ASMState *as, IRIns *ir, Reg dst, Reg src)
emit_fb(as, PPCI_FMR, dst, src); emit_fb(as, PPCI_FMR, dst, src);
} }
/* Generic load of register from stack slot. */ /* Generic load of register with base and (small) offset address. */
static void emit_spload(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_loadofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
if (r < RID_MAX_GPR) if (r < RID_MAX_GPR)
emit_tai(as, PPCI_LWZ, r, RID_SP, ofs); emit_tai(as, PPCI_LWZ, r, base, ofs);
else else
emit_fai(as, irt_isnum(ir->t) ? PPCI_LFD : PPCI_LFS, r, RID_SP, ofs); emit_fai(as, irt_isnum(ir->t) ? PPCI_LFD : PPCI_LFS, r, base, ofs);
} }
/* Generic store of register to stack slot. */ /* Generic store of register with base and (small) offset address. */
static void emit_spstore(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_storeofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
if (r < RID_MAX_GPR) if (r < RID_MAX_GPR)
emit_tai(as, PPCI_STW, r, RID_SP, ofs); emit_tai(as, PPCI_STW, r, base, ofs);
else else
emit_fai(as, irt_isnum(ir->t) ? PPCI_STFD : PPCI_STFS, r, RID_SP, ofs); emit_fai(as, irt_isnum(ir->t) ? PPCI_STFD : PPCI_STFS, r, base, ofs);
} }
/* Emit a compare (for equality) with a constant operand. */ /* Emit a compare (for equality) with a constant operand. */

16
src/lj_emit_x86.h
View File

@ -426,22 +426,22 @@ static void emit_movrr(ASMState *as, IRIns *ir, Reg dst, Reg src)
emit_rr(as, XO_MOVAPS, dst, src); emit_rr(as, XO_MOVAPS, dst, src);
} }
/* Generic load of register from stack slot. */ /* Generic load of register with base and (small) offset address. */
static void emit_spload(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_loadofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
if (r < RID_MAX_GPR) if (r < RID_MAX_GPR)
emit_rmro(as, XO_MOV, REX_64IR(ir, r), RID_ESP, ofs); emit_rmro(as, XO_MOV, REX_64IR(ir, r), base, ofs);
else else
emit_rmro(as, irt_isnum(ir->t) ? XO_MOVSD : XO_MOVSS, r, RID_ESP, ofs); emit_rmro(as, irt_isnum(ir->t) ? XO_MOVSD : XO_MOVSS, r, base, ofs);
} }
/* Generic store of register to stack slot. */ /* Generic store of register with base and (small) offset address. */
static void emit_spstore(ASMState *as, IRIns *ir, Reg r, int32_t ofs) static void emit_storeofs(ASMState *as, IRIns *ir, Reg r, Reg base, int32_t ofs)
{ {
if (r < RID_MAX_GPR) if (r < RID_MAX_GPR)
emit_rmro(as, XO_MOVto, REX_64IR(ir, r), RID_ESP, ofs); emit_rmro(as, XO_MOVto, REX_64IR(ir, r), base, ofs);
else else
emit_rmro(as, irt_isnum(ir->t) ? XO_MOVSDto : XO_MOVSSto, r, RID_ESP, ofs); emit_rmro(as, irt_isnum(ir->t) ? XO_MOVSDto : XO_MOVSSto, r, base, ofs);
} }
/* Add offset to pointer. */ /* Add offset to pointer. */

1
src/lj_target_x86.h
View File

@ -33,6 +33,7 @@ enum {
RID_MRM = RID_MAX, /* Pseudo-id for ModRM operand. */ RID_MRM = RID_MAX, /* Pseudo-id for ModRM operand. */
/* Calling conventions. */ /* Calling conventions. */
RID_SP = RID_ESP,
RID_RET = RID_EAX, RID_RET = RID_EAX,
#if LJ_64 #if LJ_64
RID_FPRET = RID_XMM0, RID_FPRET = RID_XMM0,