gh-mirror/mikepaul-LuaJIT
1
0
Fork 0
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-08 15:34:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Implement more equality checks.

Browse Source
This commit is contained in:
Michael Munday 2016-12-21 13:21:12 -05:00
parent 8518df8e56
commit 9da6ff7ea3
1 changed files with 81 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

89
src/vm_s390x.dasc
View File

@ -1369,17 +1369,90 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
} }
break; break;
case BC_ISEQS: case BC_ISNES: case BC_ISEQS: case BC_ISNES:
| stg r0, 0(r0) vk = op == BC_ISEQS;
| stg r0, 0(r0) | ins_AND // RA = src, RD = str const, JMP with RD = target
break; | sllg RA, RA, 3(r0)
| sllg RD, RD, 3(r0)
| lg RB, 0(RA, BASE)
| la PC, 4(PC)
| checkstr RB, >3
| cg RB, 0(RD, KBASE)
iseqne_test:
if (vk) {
| jne >2
} else {
| je >1
}
goto iseqne_end;
case BC_ISEQN: case BC_ISNEN: case BC_ISEQN: case BC_ISNEN:
| stg r0, 0(r0) vk = op == BC_ISEQN;
| stg r0, 0(r0) | ins_AD // RA = src, RD = num const, JMP with RD = target
break; | sllg RA, RA, 3(r0)
| sllg RD, RD, 3(r0)
| ld f0, 0(RA, BASE)
| lg RB, 0(RA, BASE)
| ld f1, 0(RD, KBASE)
| lg RD, 0(RD, KBASE)
| la PC, 4(PC)
| checkint RB, >7
| checkint RD, >8
| cr RB, RD
if (vk) {
| jne >9
} else {
| je >9
}
| llgh RD, PC_RD
| branchPC RD
|9:
| ins_next
|
|7: // RA is not an integer.
| jh >3
| // RA is a number.
| checkint RD, >1
| // RA is a number, RD is an integer.
| cdfbr f1, RD
| j >1
|
|8: // RA is an integer, RD is a number.
| cdfbr f0, RB
| cdbr f0, f1
| j >4
|1:
| cdbr f0, f1
|4:
goto iseqne_fp;
case BC_ISEQP: case BC_ISNEP: case BC_ISEQP: case BC_ISNEP:
| stg r0, 0(r0) vk = op == BC_ISEQP;
| stg r0, 0(r0) | ins_AND // RA = src, RD = primitive type (~), JMP with RD = target
| sllg RA, RA, 3(r0)
| lg RB, 0(RA, BASE)
| srag RB, RB, 47(r0)
| la PC, 4(PC)
| cr RB, RD
if (!LJ_HASFFI) goto iseqne_test;
if (vk) {
| jne >3
| llgh RD, PC_RD
| branchPC RD
|2:
| ins_next
|3:
| cghi RB, LJ_TCDATA; jne <2
| j ->vmeta_equal_cd
} else {
| je >2
| cghi RB, LJ_TCDATA; je ->vmeta_equal_cd
| llgh RD, PC_RD
| branchPC RD
|2:
| ins_next
}
break; break;
/* -- Unary test and copy ops ------------------------------------------- */
case BC_ISTC: case BC_ISFC: case BC_IST: case BC_ISF: case BC_ISTC: case BC_ISFC: case BC_IST: case BC_ISF:
| ins_AD // RA = dst or unused, RD = src, JMP with RD = target | ins_AD // RA = dst or unused, RD = src, JMP with RD = target
| sllg RD, RD, 3(r0) | sllg RD, RD, 3(r0)