gh-mirror/mikepaul-LuaJIT
1
0
Fork 0
mirror of https://github.com/LuaJIT/LuaJIT.git synced 2025-02-07 23:24:09 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

MIPS/MIPS64: Fix TSETR barrier (again).

Browse Source
This commit is contained in:
Mike Pall 2018-10-14 15:12:59 +02:00
parent 646148e747
commit 9c1b637898
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/vm_mips.dasc
View File

@ -4317,7 +4317,7 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
| ins_next2
|
|7: // Possible table write barrier for the value. Skip valiswhite check.
| barrierback TAB:CARG2, TMP3, TMP0, <2
| barrierback TAB:CARG2, TMP3, CRET1, <2
break;
case BC_TSETM:

2
src/vm_mips64.dasc
View File

@ -4263,7 +4263,7 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
| ins_next2
|
|7: // Possible table write barrier for the value. Skip valiswhite check.
| barrierback TAB:CARG2, TMP3, TMP0, <2
| barrierback TAB:CARG2, TMP3, CRET1, <2
break;
case BC_TSETM: